
PIC16(L)F1526/27
DS41458B-page 328
Preliminary
2011 Microchip Technology Inc.
TABLE 25-12: SPI MODE REQUIREMENTS
FIGURE 25-19:
I2C BUS START/STOP BITS TIMING
Param
No.
Symbol
Characteristic
Min.
Typ
Max. Units Conditions
SP70* TSSL2SCH,
TSSL2SCL
SSx
to SCKx or SCKx input
TCY
——
ns
SP71* TSCH
SCKx input high time (Slave mode)
TCY + 20
—
ns
SP72* TSCL
SCKx input low time (Slave mode)
TCY + 20
—
ns
SP73* TDIV2SCH,
TDIV2SCL
Setup time of SDIx data input to SCKx edge
100
—
ns
SP74* TSCH2DIL,
TSCL2DIL
Hold time of SDIx data input to SCKx edge
100
—
ns
SP75* TDOR
SDO data output rise time
3.0-5.5V
—
10
25
ns
1.8-5.5V
—
25
50
ns
SP76* TDOF
SDOx data output fall time
—
10
25
ns
SP77* TSSH2DOZ SSx
to SDOx output high-impedance
10
—
50
ns
SP78* TSCR
SCKx output rise time
(Master mode)
3.0-5.5V
—
10
25
ns
1.8-5.5V
—
25
50
ns
SP79* TSCF
SCKx output fall time (Master mode)
—
10
25
ns
SP80* TSCH2DOV,
TSCL2DOV
SDOx data output valid after
SCKx edge
3.0-5.5V
—
50
ns
1.8-5.5V
—
145
ns
SP81* TDOV2SCH,
TDOV2SCL
SDOx data output setup to SCKx edge
Tcy
—
ns
SP82* TSSL2DOV
SDOx data output valid after SS
edge
—
50
ns
SP83* TSCH2SSH,
TSCL2SSH
SSx
after SCKx edge
1.5TCY + 40
—
ns
* These parameters are characterized but not tested.
Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance
only and are not tested.
Note
: Refer to
SP91
SP92
SP93
SCLx
SDAx
Start
Condition
Stop
Condition
SP90